

# NMOS 16-BIT MICROPROCESSOR

MBL 8086 MBL 8086-2 MBL 8086-1


> February 1985 Edition 4.0

#### NMOS 16-BIT MICROPROCESSOR

The Fujitsu MBL8086 high performance 16-bit CPU is available in three clock rates: 5, 8 and 10 MHz. The CPU is implemented in N-Channel, depletion load, silicon gate technology, and packaged in a 40-pin ceramic or plastic DIP. The MBL 8086 operates in both single processor and multiple processor configurations to achieve high performance levels.

- Direct Addressing Capability of 1 MByte of Memory
- Architecture Designed for Powerful Assembly Language and Efficient High Level Languages.
- 14 Word by 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes
- Bit, Byte, Word, and Block Operations

- 8 and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide
- Range of Clock Rates:
   5 MHz for MBL 8086,
   8 MHz for MBL 8086-2,
   10 MHz for MBL 8086-1
- MULTIBUS\* System Compatible Interface
- 40-Pin DIP: Ceramic DIP (Suffix: -C) Plastic DIP (Suffix: -P)



<sup>\*</sup>Trade Mark of Intel Corporation, USA
Portions Reprinted by permission of Intel Corporation
© Intel Corporation, 1983



# TABLE 1 - PIN DESCRIPTION

The following pin function descriptions are for MBL 8086 systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the MBL 8086 (without regard to additional bus buffers).

Symbol	Pin No.	Туре	Name and Function									
AD <sub>15</sub> -AD <sub>0</sub>	2-16,39	I/O	Address Data Bus: These lines constitute the time multiplexed memory/IO address $(T_1)$ and data $(T_2, T_3, T_W, T_4)$ bus. $A_0$ is analogous to $\overline{BHE}$ for the lower byte of the data bus pins $D_7 \cdot D_0$ . It is LOW during $T_1$ when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit oriented devices tied to the lower hall would normally use $A_0$ to condition chip select functions. (See $\overline{BHE}$ .) These lines are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hole acknowledge."									
$A_{19}/S_6$ , $A_{18}/S_5$ , $A_{17}/S_4$ , $A_{16}/S_3$	35-38	0	Address/Status: During $T_1$ these are the four most significant address lines for memory operations. During I/O operations these lines are LOW. During memory and I/O operations, status information is available on these lines during $T_2$ , $T_3$ , $T_W$ , and $T_4$ . The status of the interrupt enable FLAG bit $(S_5)$ is updated at the beginning of each CLK cycle. $A_{17}/S_4$ and $A_{16}/S_3$ are encoded as shown.  This information indicates which relocation register is presently being used for data accessing.  These lines float to 3-state OFF during local bus "hold acknowledge."									
BHE/S <sub>7</sub>	34	0	Bus High Enable/Status: During $T_1$ the bus high enable signal (BHE) should be used to enable data onto the most significant half of the data bus, pins $D_{15}$ - $D_8$ . Eight-bit oriented devices tied to the upper half of the bus would normally use BHE to condition chip select functions. BHE is LOW during $T_1$ for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion of the bus. The $S_7$ status information is available during $T_2$ , $T_3$ , and $T_4$ . The signal is active LOW, and floats of 3-state OFF in "hold." It is LOW during $T_1$ for the first interrupt acknowledge cycle.									
RD	32	0	<b>Read:</b> Read strobe indicates that the processor is performing a memory or I/O read cycle depending on the state of the $S_2$ pin. This signal is used to read devices which reside on th MBL 8086 local bus. $\overline{\text{RD}}$ is active LOW during $T_2$ , $T_3$ and $T_W$ of any read cycle, and it guaranteed to remain HIGH in $T_2$ until the MBL 8086 local bus has floated. This signal floats to 3-state OFF in "hold acknowledge."									
READY	22	1	READY: is the acknowledgement from the addressed memory or I/O device that it wi complete the data transfer. The READY signal from memory/IO is synchronized by th MBL 8284A Clock Generator to form READY. This signal is active HIGH. The MBL 808 READY input is not synchronized. Correct operation is not guaranteed if the setup anhold times are not met.									
INTR	18		Interrupt Request: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located is system memory. It can be internally masked by software resetting the interrupt enable bit INTR is internally synchronized. This signal is active HIGH.									
TEST	23	· 1	TEST: Input is examined by the "Wait" instruction. If the TEST input is LOW executio continues, otherwise the processor waits in an "Idle" state. This input is synchronize internally during each clock cycle on the leading edge of CLK.									

# TABLE 1 - PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name and Function							
NMI	17	1	Non-maskable interrupt: an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.							
RESET	21	. 1	Reset: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the instruction Set description, when RESET returns LOW. RESET is internally synchrnoized.							
CLK	19	ı	Clock: provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.							
V <sub>cc</sub>	40		V <sub>CC</sub> : +5V power supply pin.							
GND	1, 20		Ground							
MN/MX	33	1	Minimum/Maximum: indicates what mode the processor is to operate in. The two modes are discussed in the following sections.							

The following pin function descriptions are for the MBL 8086/8288 system in maximum mode (i.e.,  $MN/\overline{MX} = GND$ ). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

$\overline{S_2}, \overline{S_1}, \overline{S_0}$	26-28	О	<b>Status:</b> active during $T_4$ , $T_1$ , and $T_2$ and is returned to						
-27-17-0		_	the passive state $(1,1,1)$ during $T_3$ or during $T_W$ when	$\overline{S}_{\underline{2}}$	S,	$\overline{S}_0$	Characteristics		
	İ		READY is HIGH. This status is used by the MBL 8288	0(LOW)	0	0	Interrupt		
			Bus Controller to generate all memory and I/O access	0			Acknowledge		
			control signals. Any change by $\overline{S_2}$ , $\overline{S_1}$ , or $\overline{S_0}$ during $T_4$	0	0	0	Read I/O Port Write I/O Port		
			is used to indicate the beginning of a bus cycle, and the	0	1	1	Halt		
				1(HIGH)	o	6	Code Access		
			return to the passive state in $T_3$ or $T_W$ is used to	1	ő	1	Read Memory		
	1		indicate the end of a bus cycle.	1	1	o	Write Memory		
-		ĺ	These signals float to 3-state OFF in "hold acknowl-	1	1	1	Passive		
			edge." These status lines are encoded as shown.						
$\overline{RQ}/\overline{GT}_0$ ,	· 30, 31	I/O	Request/Grant: pins are used by other local bus masters	to force t	ne pi	nces	sor to release		
RQ/GT <sub>1</sub>	'		the local bus at the end of the processor's current bus cyc						
			$\overline{RQ}/\overline{GT}_0$ having higher priority than $\overline{RQ}/\overline{GT}_1$ . $\overline{RQ}/\overline{GT}$ h						
			may be left unconnected. The request/grant sequence is as	follows /so	. E:	Juli-	ov		
	ļ		may be left unconnected. The request/grant sequence is as	TOTTOWS (Se	егі	gure	9):		
			1. A pulse of 1 CLK wide from another local bus mass	or indicate		loos	l bua ramuaat		
			("hold") to the MBL 8086 (pulse 1).	er murcate	5 a	ioca	i bus request		
	1								
			2. During a T <sub>4</sub> or T <sub>1</sub> clock cycle, a pulse 1 CLK wide from						
			master (pulse 2), indicates that the MBL 8086 has al						
			that it will enter the "hold acknowledge" state at						
			interface unit is disconnected logically from the local	bus during	"ho	ld a	cknowledge."		
			3. A pulse 1 CLK wide from the requesting master indic	ates to the	ME	81 8	086 (pulse 3)		
			that the "hold" request is about to end and that the						
1			bus at the next CLK.	BE 0000	ouri	1001	ann the local		
			SEC AT TIONE OF THE						
			Each master-master exchange of the local bus is a sequence	e of 3 puls	es ٦	There	must be one		
			dead CLK cycle after each bus exchange. Pulses are active			11016	must be one		
			If the request is made while the CPU is performing a mem			II rel	ease the local		
			bus during $T_4$ of the cycle when all the following condition	ns are met:					
			1 Daming to T						
			1. Request occurs on or before T <sub>2</sub> .						
			2. Current cycle is not the low byte of a word (on an odd						
			<ol><li>Current cycle is not the first acknowledge of an interrup</li></ol>	ot acknowl	edge	sequ	Jence.		
			4. A locked instruction is not currently executing.						
<u> </u>	<del></del>								

# TABLE 1 - PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name and Function								
			If the local bus is idle when the request is made the two possible events will follow:								
			<ol> <li>Local bus will be released during the next clock.</li> <li>A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied.</li> </ol>								
LOCK	29	0	system bus while LOCK is active LOW. The LOCK signered prefix instruction and remains active until the completing	LOCK: output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state OFF in "hold acknowledge."							
QS <sub>1</sub> ,QS <sub>0</sub>	24, 25	0	formed.	QS <sub>1</sub> 0 (LOW) 0 1 (HIGH)	OS₀ 0 1 0 1	Characteristics  No Operation First Byte of Op Code from Queue Empty the Queue Subsequent Byte from Queue					

The following pin function descriptions are for the MBL 8086 in minimum mode (i.e., MN/ $\overline{\text{MX}}$ =V<sub>CC</sub>). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

M/ <del>IO</del>	28	0	Status line: logically equivalent to $S_2$ in the maximum mode. It is used to distinguish a memory access from an I/O access. M/ $\overline{\text{IO}}$ becomes valid in the $T_4$ preceding a bus cycle and remains valid until the final $T_4$ of the cycle (M=HIGH, $\overline{\text{IO}}$ =LOW). M/ $\overline{\text{IO}}$ floats to 3-state OFF in local bus "hold acknowledge."
WR	29	0	Write: indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the $M/\overline{IO}$ signal. $\overline{WR}$ is active for $T_2$ , $T_3$ and $T_W$ of any write cycle. It is active LOW, and floats to 3-state OFF in local bus "hold acknowledge."
INTA	24	0	$\overline{\text{INTA}}$ is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T <sub>2</sub> , T <sub>3</sub> , and T <sub>W</sub> of each interrupt acknowledge cycle.
ALE	25	0	<b>Address Latch Enable:</b> provided by the processor to latch the address into the MBL 8282/8283 address latch. It is a HIGH pulse active during $T_1$ of any bus cycle. Note that ALE is never floated.
DT/R	27	0	Data Transmit/Receive: needed in minimum system that desires to use an MBL 8286/8287 data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically DT/ $\overline{R}$ is equivalent to $\overline{S_1}$ in the maximum mode, and its timing is the same as for M/ $\overline{IO}$ . (T=HIGH, $\overline{R}$ =LOW). This signal floats to 3-state OFF in local bus "hold acknowledge."
DEN	26	0	Date Enable: provided as an output enable for the MBL 8286/8287 in a minimum system which uses the transceiver. $\overline{DEN}$ is active LOW during each memory and I/O access and for INTA cycles. For a read or INTA cycle it is active from the middle of $T_2$ until the middle of $T_4$ , while for a write cycle it is active from the beginning of $T_2$ until the middle of $T_4$ . $\overline{DEN}$ floats to 3-state OFF in local bus "hold acknowledge."
HOLD, HLDA	31, 30	I/O	HOLD: indicates that another master is requesting a local bus "hold." To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of a T <sub>4</sub> or T <sub>1</sub> clock cycle. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will LOWer the HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines.
			The same rules as for RQ/GT apply regarding when the local bus will be released.  HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.

#### FUNCTIONAL DESCRIPTION

#### GENERAL OPERATION

The internal functions of the MBL 8086 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the block diagram of Figure 1.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-in-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage. See the Instruction Set description for further register set and architectural descriptions.

#### MEMORY ORGANIZATION

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFF(H). The memory is logically divided into code, data, extra data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Figure 3a.)

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16-bit) operands can be located on even or odd address boundaries and are thus not constrained to even boundaries as is the case in many 16-bit computers. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU automatically performs the proper number of memory accesses, one if the word operand is on an even byte boundary and two if it is on an odd byte boundary. Except for the performance penalty, this double access is transparent to the software. This performance penalty does not occur for instruction fetches, only word operands.

Physically, the memory is organized as a high bank  $(D_{15} - D_8)$  and a low bank  $(D_7 - D_0)$  of 512K 8-bit bytes addressed in parallel by the processor's address lines  $A_{19} - A_1$ . Byte data with even addresses is transferred on the  $D_7 - D_0$  bus lines while odd addressed byte data  $(A_0 + B)$  is transferred on the  $B_{15} - B_8$  bus lines. The processor provides two enable signals,  $\overline{BHE}$  and  $B_0$ , to selectively allow reading from or writing into either an odd byte location, even byte location, or both. The instruction stream is fetched from memory as words and is addressed internally by the processor to the byte level as necessary.

In referencing word data the BIU requires one or two memory cycles depending on whether or not the starting byte of the word is on an even or odd address, respectively. Consequently, in referencing word operands


Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicity overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.


performance can be optimized by locating data on even address boundaries. This is an especially useful technique for using the stack, since odd address references to the stack may adversely affect the context switching time for interrupt processing or task multiplexing.

Certain locations in memory are reserved for specific CPU operations (see Figure 3b). Locations from address FFFF0H through FFFFFH are reserved for operations including a jump to the initial program loading routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt types has its service routine pointed to by a 4-byte pointer element consisting of a 16-bit segment address and a 16bit offset address. The pointer elements are assumed to have been stored at the respective places in reserved memory prior to occurrence of interrupts.


#### MINIMUM AND MAXIMUM MODE


The requirements for supporting minimum and maximum MBL 8086 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the MBL 8086 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes dependent on the condition of the strap pin. When the MN/MX pin is strapped to GND, the MBL 8086 treats pins 24 through 31 in maximum mode. An MBL 8288 bus controller interprets status information coded into  $\overline{S_0}$ ,  $\overline{S_1}$ ,  $\overline{S_2}$  to generate bus timing and control signals compatible with the MULTIBUS\* architecture. When the  $MN/\overline{MX}$  pin is strapped to  $V_{CC}$ , the MBL 8086 generates bus control signals itself on pins 24 through 31, as shown in parentheses in Figure 2. Examples of minimum mode and maximum mode systems are shown in Figure 4.





<sup>\*</sup>Trade Mark of Intel Corporation, USA





#### **BUS OPERATION**

The MBL 8086 has a combined address and data bus commonly referred to as a time-multiplexed bus. This technique provides the most efficient use of pins on the processor while permitting the use of a standard 40-lead package. This "local bus" can be buffered directly and used throughout the system with address latching provided on memory and I/O modules. In addition, the bus can also be demultiplexed at the processor with a single set of address latches if a standard non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as  $\mathsf{T}_1$ ,  $\mathsf{T}_2$ ,  $\mathsf{T}_3$  and  $\mathsf{T}_4$  (see Figure 5). The address is emitted from the processor during  $\mathsf{T}_1$  and data transfer occurs on the bus during  $\mathsf{T}_3$  and  $\mathsf{T}_4$ .  $\mathsf{T}_2$  is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "Wait" states  $(\mathsf{T}_W)$  are inserted between  $\mathsf{T}_3$  and  $\mathsf{T}_4$ . Each inserted "Wait" state is of the same duration as a CLK cycle. Periods can occur between MBL 8086 bus cycles. These are referred to as "Idle" states  $(\mathsf{T}_1)$  or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During  $T_1$  of any bus cycle the ALE (Address Latch Enable) signal is emitted (by either the processor or the MBL 8288 bus controller, depending on the MN/ $\overline{\text{MX}}$  strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched

Status bits  $\overline{S_0}$ ,  $\overline{S_1}$ , and  $\overline{S_2}$  are used, in maximum mode, by the bus controller to identify the type of bus transaction according to the following table:

$\overline{S_2}$	$\overline{S_1}$	<u>S</u> 0	CHARACTERISTICS
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bit  $S_3$  through  $S_7$  are multiplexed with high-order address bits and the  $\overline{BHE}$  signal, and are therefore valid during  $T_2$  through  $T_4$ .  $S_3$  and  $S_4$  indicate which segment register (see Instruction Set description) was used for this bus cycle informing the address, according to the following table:

<b>S</b> <sub>4</sub>	S <sub>3</sub>	CHARACTERISTICS
0 (LOW)	0	Alternate Data (extra segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data


 $S_5$  is a reflection of the PSW interrupt enable bit.  $S_6 = 0$  and  $S_7$  is a spare status bit.

#### I/O ADDRESSING

In the MBL 8086 I/O operations can addressed up to a maximum of 64K I/O byte registers or 32K I/O word registers. The I/O address appears in the same format as the memory address on bus lines  $A_{15}\cdot A_{0}$ . The address lines  $A_{19}\cdot A_{16}$  are zero in I/O operations. The variable I/O instructions which use register DX as a pointer have full address capability while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space.

I/O ports are addressed in the same manner as memory locations. Even addressed bytes are transferred on the  $D_7\text{-}D_0$  bus lines and odd addressed bytes on  $D_{15}\text{-}D_8$ . Care must be taken to assure that each register within an 8-bit peripheral located on the lower portion of the bus be addressed as even.







#### **EXTERNAL INTERFACE**

#### PROCESSOR RESET AND INITIALIZATION

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The MBL 8086 RESET is required to be HIGH for greater than 4 CLK cycles. The MBL 8086 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 10 CLK cycles. After this interval the MBL 8086 operates normally beginning with the instruction in absolute location FFFF0H (see Figure 3b). The details of this operation are specified in the Instruction Set description of the Family User's Manual. The RESET input is internally synchronized to the processor clock. At initialization the HIGH-to-LOW transition of RESET must occur no sooner than 50  $\mu$ s after power-up, to allow complete initialization of the MBL 8086.

NMI may not be asserted prior to the 2nd CLK cycle following the end of RESET.

#### INTERRUPT OPERATIONS

Interrupt operations fall into two classes; software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the Instruction Set description. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer or control to a new program location. A 256-element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3b), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An

interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to "vector" through the appropriate element to the new interrupt service program location.


#### NON-MASKABLE INTERRUPT (NMI)

The processor provides a single non-maskable interrupt pin (NMI) which has higher priority than the maskable interrupt request pin (INTR). A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW-to-HIGH transition. The activation of this pin causes a type 2 interrupt. (See instruction Set description.)

NMI is required to have a duration in the HIGH state of greater than two CLK cycles, but is not required to be synchronized to the clock. Any high-going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

# MASKABLE INTERRUPT (INTR)

The MBL 8086 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable FLAG status bit. The



interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block-type instruction. During the interrupt response sequence further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt or single-step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored the enable bit will be zero unless specifically set by an instruction.

During the response sequence (figure 6) the processor excutes two successive (back-to-back) Interrupt acknowledge cycles. The MBL 8086 emits the  $\overline{\text{LOCK}}$  signal from  $T_2$  of the first bus cycle until  $T_2$  of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle a byte is fetched from the external Interrupt system (e.g., MBL 8259A PIC) which idetifies the source (type) of the Interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The INTERRUPT RETURN instruction includes a FLAGS pop which returns the status of the original interrupt enable bit when it restores the FLAGS.

#### HALT

When a software "HALT" instruction is executed the processor indicates that it is entering the "HALT" state in one of two ways depending upon which mode is strapped. In minimum mode, the processor issues one ALE with no qualifying bus control signals. In Maximum Mode, the processor issues appropriate HALT status on  $\overline{S}_2$ ,  $\overline{S}_1$ ,  $\overline{S}_0$  and the MBL 8288 bus controller issues one ALE. The MBL 8086 will not leave the "HALT" state when a local bus "hold" is entered while in "HALT". In this case, the processor reissues the HALT indicator. An interrupt request or RESET will force the MBL 8086 out of the "HALT" state.

# READ/MODIFY/WRITE (SEMAPHORE) OPERATIONS VIA LOCK

The LOCK status information is provided by the processor when directly consecutive bus cycles are required during the execution of an instruction. This provides the processor with the capability of performing read/modify/write operations on memory (via the Exchange Register With Memory instruction, for example) without the possibility of another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (forced LOW) in


the clock cycle following the one in which the software "LOCK" prefix instruction is decoded by the EU. It is deactivated at the end of the last bus cycle of the instruction following the "LOCK" prefix instruction. While  $\overline{LOCK}$  is active a request on a  $\overline{RO/GT}$  pin will be recorded and then honored at the end of the  $\overline{LOCK}$ .

#### **EXTERNAL SYNCHRONIZATION VIA TEST**

As an alternative to the interrupts and general I/O capabilities, the MBL 8086 provides a single softwaretestable input known as the TEST signal. At any time the program may execute a WAIT instruction. If at that time the TEST signal is inactive (HIGH), program execution becomes suspended while the processor waits for TEST to become active. It must remain active for at least 5 CLK cycles. The WAIT instruction is re-executed repeatedly until that time. This activity does not consume bus cycles. The processor remains in an idle state while waiting. All MBL 8086 drivers go to 3-state OFF if bus "Hold" is entered. If interrupts are enabled, they may occur while the processor is waiting. When this occurs the processor fetches the WAIT instruction one extra time, processes the interrupt, and then re-feches and re-executes the WAIT instruction upon returning from the interrupt.

#### BASIC SYSTEM TIMING

Typical system configurations for the processor operating in minimum mode and in maximum mode are shown in Figures 4a and 4b, respectively. In minimum mode, the  $MN/\overline{MX}$  pin is strapped to  $V_{CC}$  and the processor emits bus control signals in a manner similar to the 8085. In maximum mode, the  $MN/\overline{MX}$  pin is strapped to  $V_{SS}$  and the processor emits coded status information which the MBL 8288 bus controller uses to generate MULTIBUS\* compatible bus control signals. Figure 5 illustrates the signal timing relationships.



<sup>\*</sup>Trade Mark of Intel Corporation, USA

#### SYSTEM TIMING - MINIMUM SYSTEM

The read cycle begins in T<sub>1</sub> with the assertion of the Address Latch Enable (ALE) signal. The trailing (lowgoing) edge of this signal is used to latch the address information, which is valid on the local bus at this time, into the MBL 8282/8283 latch. The BHE and An signals address the low, high, or both bytes. From T<sub>1</sub> to T<sub>4</sub> the M/IO signal indicates a memory or I/O operation. At T<sub>2</sub> the address is removed from the local bus and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver (MBL 8286/8287) is required to buffer the MBL 8086 local bus, signal DT/R and DEN are provided by the MBL 8086.

A write cycle also begins with the assertion of ALE and the emission of the address. The M/ $\overline{\text{IO}}$  signal is again asserted to indicate a memory or I/O write operation. In the  $T_2$  immediately following the address emission the processor emits the data to be written into the addressed location. This data remains valid until the middle of  $T_4$ . During  $T_2$ ,  $T_3$  and  $T_W$  the processor asserts the write control signal. The write  $(\overline{WR})$  signal becomes active at the beginning of  $T_2$  as opposed to the read which is delayed somewhat into  $T_2$  to provide time for the bus to float.

The  $\overline{BHE}$  and  $A_0$  signals are used to select the proper byte(s) of the memory/IO word to be read or written according to the following table:

BHE	A <sub>o</sub>	CHARACTERISTICS
0	0	Whole word
0	1	Upper byte from/
1	0	to odd address Lower byte from/ to even address
1	1	None

I/O ports are addressed in the same manner as memory location. Even addressed bytes are transferred on the

 $D_7$ - $D_0$  bus lines and odd addressed bytes on  $D_{15}$ - $D_8$ .

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge signal ( $\overline{\text{INTA}}$ ) is asserted in place of the read ( $\overline{\text{RD}}$ ) signal and the address bus is floated. (See Figure 6.) In the second of two successive INTA cycles, a byte of information is read from bus lines  $D_7$ - $D_0$  as supplied by the interrupt system logic (i.e., MBL 8259A Priority Interrupt Controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into an interupt vector lookup table, as described earlier.

#### BUS TIMING - MEDIUM SIZE SYSTEMS

For medium size systems the MN/MX pin is connected to GND and the MBL 8288 Bus Controller is added to the system as well as an MBL 8282/8283 latch for latching the system address, and a MBL 8286/8287 transceiver to allow for bus loading greater than the MBL 8086 is capable of handling. Signals ALE, DEN, and DT/R are generated by the MBL 8288 instead of the processor in this configuration although their timing remains relatively the same. The MBL 8086 status outputs  $(\overline{S}_2, \overline{S}_1, \text{ and } \overline{S}_0)$ provide type-of-cycle information and become MBL 8288 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The MBL 8288 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The MBL 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence data isn't valid at the leading edge of write. The MBL 8286/8287 transceiver receives the usual T and OE inputs from the MBL 8288's  $DT/\overline{R}$  and DEN.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an MBL 8259A located on either the local bus or the system bus. If the master MBL 8259A Priority Interrupt Controller is positioned on the local bus, a TTL gate is required to disable the MBL 8286/8287 transceiver when reading from the master MBL 8259A during the interrupt acknowledge sequence and software "poll".



# **ABSOLUTE MAXIMUM RATINGS\***

 \*NOTE: Permanent device damage may occur if ABSO-LUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $\begin{array}{lll} (\text{MBL 8086:} & V_{\text{CC}} = 5\text{V} \pm 10\%, \, T_{\text{A}} = 0^{\circ}\text{C to } 70^{\circ}\text{C}) \\ (\text{MBL 8086-2:} & V_{\text{CC}} = 5\text{V} \pm 5\%, \, T_{\text{A}} = 0^{\circ}\text{C to } 70^{\circ}\text{C}) \\ (\text{MBL 8086-1:} & V_{\text{CC}} = 5\text{V} \pm 5\%, \, T_{\text{A}} = 0^{\circ}\text{C to } 70^{\circ}\text{C}) \end{array}$ 

Symbol	Parameter	Min.	Max.	Units	Test Conditions
VIL	Input Low Voltage	-0.5	+0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	٧	I <sub>OL</sub> = 2.5 mA
V <sub>OH</sub>	Output High Voltage	2.4		٧	I <sub>OH</sub> = -400 μA
I <sub>cc</sub>	Power Supply Current: MBL 8086 MBL 8086-2 MBL 8086-1		340 350 360	mA	T <sub>A</sub> = 25°C
I <sub>L)</sub>	Input Leakage Current		±10	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
I <sub>LO</sub>	Output Leakage Current		±10	μΑ	0.45V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>
V <sub>CL</sub>	Clock Input Low Voltage	-0.5	+0.6	V	
V <sub>CH</sub>	Clock Input High Voltage	3.9	V <sub>CC</sub> + 1.0	V	
C <sub>IN</sub>	Capacitance of Input Buffer (All input except AD <sub>0</sub> –AD <sub>15</sub> , RO/GT)		15	pF	fc = 1 MHz
C <sub>IO</sub>	Capacitance of I/O Buffer (AD <sub>0</sub> -AD <sub>15</sub> , RQ/GT)		15	pF	fc = 1 MHz



A.C. CHARACTERISTICS

# MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Symbol	Parameter	MBL 808	86	MBL 8086	6-2	MBL 8086-1 (Preliminary)		Unit	Test Conditions
		Min. Ma		x. Min. Max		Min. Max			Conditions
TCLCL	CLK Cycle Period	200	500	125	500	100	500	ns	
TCLCH	CLK Low Time	118		68		53		ns	
TCHCL	CLK High Time	69		44		39		ns	
TCH1CH2	CLK Rise Time		10		10		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10		10		10	ns	From 3.5V to 1.0V
TDVCL	Data in Setup Time	30		20		5		ns	
TCLDX	Data in Hold Time	10		10		10		ns	1
TR1VCL	RDY Setup Time into MBL 8284A (See Notes 1, 2)	35		35		35		ns	
TCLR1X	RDY Hold Time into MBL 8284A (See Notes 1, 2)	0		0		0		ns	
TRYHCH	READY Setup Time into MBL 8086	118		68		53		ns	
TCHRYX	READY Hold Time into MBL 8086	30		20		20		ns	
TRYLCL	READY Inactive to CLK (See Note 3)	-8		-8		-10		ns	
THVCH	HOLD Setup Time	35		20		20		ns	
TINVCH	INTR, NMI, TEST Setup Time (See Note 2)	30		15		15		ns	
TILIH	Input Rise Time (Except CLK)		20		20		20	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK)		12		12	9.7	12	ns	From 2.0V to 0.8V

# MBL 8086 FUJITSU MBL 8086-2 MBL 8086-1


# A.C. CHARACTERISTICS (Continued)


#### TIMING RESPONSES

Symbol	Parameter	MBL 808	6	MBL 8086-	2	MBL 8086 (Preliminar		Units	Test Conditions
		Min.	Max.	Min.	Max.	Min,	Max.		Conditions
TCLAV	Address Valid Delay	10	110	10	60	10	50	ns	
TCLAX	Address Hold Time	10		10		10		ns	
TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	10	40	ns	
TLHLL	ALE Width	TCLCH-20		TCLCH-10		TCLCH-10		ns	
TCLLH	ALE Active Delay		80		50		40	ns	
TCHLL	ALE Inactive Delay		85		55		45	ns	
TLLAX	Address Hold Time to ALE Inactive	TCHCL-10		TCHCL-10		TCHCL-10		ns	
TCLDV	Data Valid Delay	10	110	10	60	10	50	ns	
TCHDX	Data Hold Time	10		10		10		ns	
TWHDX	Data Hold Time After WR	TCLCH-30		TCLCH-30		TCLCH-25		ns	
TCVCTV	Control Active Delay 1	10	110	10	70	10	50	ns	
TCHCTV	Control Active Delay 2	10	110	10	60	10	45	ns	C <sub>L</sub> = 20 – 100 pF for all
TCVCTX	Control Inactive Delay	10	110	10	70	10	50	ns	MBL 8086 Outputs (in addition to
TAZRL	Address Float to READ Active	0		0		0		ns	MBL 8086 self-load)
TCLRL	RD Active Delay	10	165	10	100	10	70	ns	
TCLRH	RD Inactive Delay	10	150	10	80	10	60	ns	-
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-40		TCLCL-35		ns	
TCLHAV	HLDA Valid Delay	10	160	10	100	10	60	ns	
TRLRH	RD Width	2TCLCL-75		2TCLCL-50		2TCLCL-40		ns	
TWLWH	WR Width	2TCLCL-60		2TCLCL-40		2TCLCH-35		ns	
TAVAL	Address Valid to ALE Low	TCLCH-60		ΓCLCH−40		TCLCH-35		ns	
TOLOH	Output Rise Time		20		20		20	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time		12		12		12	ns	From 2.0V to 0.8V


# NOTES:

- 1. Signal at MBL 8284A shown for reference only.
- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T2 state. (8 ns into T3).






#### **WAVEFORMS**



# **WAVEFORMS (Continued)**



- 1. ALL SIGNALS SWITCH BETWEEN  $V_{OH}$  AND  $V_{OL}$  UNLESS OTHERWISE SPECIFIED. 2. RDY IS SAMPLED NEAR THE END OF  $T_2$ ,  $T_3$ ,  $T_W$  TO DETERMINE IF  $T_W$  MACHINES STATES ARE TO BE
- 3. TWO INTA CYCLES RUN BACK-TO-BACK. THE MBL 8086 LOCAL ADDR/DATA BUS IS FLOATING DURING BOTH INTA CYCLES. CONTROL SIGNALS SHOWN FOR SECOND INTA CYCLE.
- 4. SIGNALS AT MBL 8284A ARE SHOWN FOR REFERENCE ONLY.
- 5. ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.

# A.C. CHARACTERISTICS

# MAX MODE SYSTEM (USING MBL 8288 BUS CONTROLLER) TIMING REQUIREMENTS

Symbol	Parameter	MBL 808	86	MBL 808	6-2	MBL 8086 (Prelimina		Units	Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		Conditions
TCLCL	CLK Cycle Period	200	500	125	500	100	500	ns	
TCLCH	CLK Low Time	118	-	68		53		ns	
TCHCL	CLK High Time	69		44		39		ns	
TCH1CH2	CLK Rise Time		10		10		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10		10		10	ns	From 3.5V to 1.0V
TDVCL	Data in Setup Time	30		20		5		ns	
TCLDX	Data in Hold Time	10		10		10		ns	
TR1VCL	RDY Setup Time into MBL 8284A (See Notes 1, 2)	35		35		35		ns	
TCLR1X	RDY Hold Time into MBL 8284A (See Notes 1, 2)	0		0		0		ns	
TRYHCH	READY Setup Time into MBL 8086	118		68		53		ns	
TCHRYX	READY Hold Time into MBL 8086	30		20		20		ns	
TRYLCL	READY Inactive to CLK (See Note 4)	-8		-8		-10		ns	
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (See Note 2)	30		15		15		ns	
TGVCH	RQ/GT Setup Time	30		15		12		ns	
TCHGX	RQ Hold Time into MBL 8086	40		30	-	20		ns	
TILIH	Input Rise Time (Except CLK)		20		20		20	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK)	,	12	-	12		12	ns	From 2.0V to 0.8V

### NOTES:


- 1. Signal at MBL 8284A or MBL 8288 shown for reference only.
- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T3 and wait states.
- 4. Applies only to T2 state (8 ns into T3).

# A.C. CHARACTERISTICS (Continued)


# TIMING RESPONSES

Symbol	Parameter	MBL 8086	i	MBL 8086	-2	MBL 8086 (Prelimina		Units	Test	
		Min.	Max.	Min.	Max.	Min,	Max.	1	Conditions	
TCLML	Command Active Delay (See Note 1)	10	35	10	35	10	35	ns		
TCLMH	Command Inactive Delay (See Note 1)	10	35	10	35	10	35	ns		
TRYHSH	READY Active to Status Passive (See Note 3)		110		65		45	ns		
TCHSV	Status Active Delay	10	110	10	60	10	45	ns		
TCLSH	Status Inactive Delay	10	130	10	70	10	55	ns		
TCLAV	Address Valid Delay	10	110	10	60	10	50	ns		
TCLAX	Address Hold Time	10		10		10		ns	1	
TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	10	40	ns	1	
TSVLH	Status Valid to ALE High (See Note 1)		15		15		15	ns		
TSVMCH	Status Valid to MCE High (See Note 1)		15		15		15	ns		
TCLLH	CLK Low to ALE Valid (See Note 1)		15		15		15	ns	*C <sub>L</sub> = 20 – 100 pF	
TCLMCH	CLK Low to MCE High (See Note 1)		15		15		15	ns	for all MBL 8086 Outputs (in	
TCHLL	ALE Inactive Delay (See Note 1)		15	!	15		15	ns	addition to MBL 8086	
TCLMCL	MCE Inactive Delay (See Note 1)		15		15		15	ns	self-load)	
TCLDV	Data Valid Delay	10	110	. 10	60	10	50	ns		
TCHDX	Data Hold Time	10		10		10		ns	1	
TCVNV	Control Active Delay (See Note 1)	5	45	5	45	5 .	45	ns		
TCVNX	Control Inactive Delay (See Note 1)	10	45	10	45	10	45	ns		
TAZRL	Address Float to Read Active	0		0		0		ns		
TCLRL	RD Active Delay	10	165	10	100	10	70	ns		
TCLRH	RD Inactive Delay	10	150	10	80	10	60	ns		
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-40		TCLCL-35		ns		
TCHDTL	Direction Control Active Delay (See Note 1)		50		50		50	ns		
TCHDTH	Direction Control Inactive Delay (See Note 1)		30		30		30	ns		
TCLGL	GT Active Delay	0	85	0	50	0	45	ns		
TCLGH	GT Inactive Delay	0	85	0	50	0	45	ns		
TRLRH	RD Width	2TCLCL-75		2TCLCL-50		2TCLCL-40		ns		
TOLOH	Output Rise Time		20		20		20	ns	From 0.8V to 2.0V	
TOHOL	Output Fall Time		12		12		12	ns	From 2.0V to 0.8V	

# **WAVEFORMS**



# WAVEFORMS (Continued)





#### NOTES:


- 1. ALL SIGNALS SWITCH BETWEEN  $V_{\mbox{\scriptsize OH}}$  AND  $V_{\mbox{\scriptsize OL}}$  UNLESS OTHERWISE SPECIFIED.
- 2. RDY IS SAMPLED NEAR THE END OF  $T_2$ ,  $T_3$ ,  $T_w$  TO DETERMINE IF  $T_w$  MACHINES STATES ARE TO BE INSERTED.
- 3. CASCADE ADDRESS IS VALID BETWEEN FIRST AND SECOND INTA CYCLE.
- 4. TWO INTA CYCLES RUN BACK-TO-BACK. THE MBL 8086 LOCAL ADDR/DATA BUS IS FLOATING DURING BOTH INTA CYCLES. CONTROL FOR POINTER ADDRESS IS SHOWN FOR SECOND INTA CYCLE.
- 5. SIGNALS AT MBL 8284A OR MBL 8288 ARE SHOWN FOR REFERENCE ONLY.
- 6. THE ISSUANCE OF THE MBL 8288 COMMAND AND CONTROL SIGNALS (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA AND DEN) LAGS THE ACTIVE HIGH MBL 8288 CEN.
- 7. ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.
- 8. STATUS INACTIVE IN STATE JUST PRIOR TO T4.




# **WAVEFORMS (Continued)**














# **TABLE 2 - INSTRUCTION SET SUMMARY\***

DATA TRANSFER				
MOV = Move: Register/memory to/from register Immediate to register/memory		3 2 1 0 DEC = Decrement:  Register/memory  if w=1 Register	7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 1 1 1 1 1 1 1 1 w mod 0 0 1 r/m 0 1 0 0 1 reg	5 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Immediate to register Memory to accumulator Accumulator to memory	1 0 1 1 w reg data data if w=1 1 0 1 0 0 0 0 w addr-low addr-high 1 0 1 0 0 0 1 w addr-low addr-high	NEG=Change sign  CMP = Compare:	1 1 1 1 0 1 1 w mod 0 1 1 r/m	
Register/memory to segment register Segment register to register/memory	1 0 0 0 1 1 1 0 mod 0 reg r/m 1 0 0 0 1 1 0 0 mod 0 reg r/m	Register/memory and register Immediate with register/memory	0 0 1 1 1 0 d w mod reg r/m 1 0 0 0 0 0 s w mod 1 1 1 r/m	data data if s:w=01
PUSH = Push: Register/memory Register Segment register	1 1 1 1 1 1 1 1 mod 1 1 0 r/m 0 1 0 1 0 reg 0 0 0 reg 1 1 0	Immediate with accumulator  AAS = ASCII adjust for subtract  DAS = Decimal adjust for subtract  MUL = Multiply (unsigned)  IMUL = Integer multiply (signed)  AAM = ASCII adjust for multiply	0 0 1 1 1 1 0 w data 0 0 1 1 1 1 1 1 0 0 0 1 0 1 1 1 1 1 1 1 1 1	deta if w=1
POP = Pop: Register/memory Register Segment register	1 0 0 0 1 1 1 1 1 mod 0 0 0 0 r/m 0 1 0 1 1 reg 0 0 0 reg 1 1 1	DIV = Divide (unsigned)  IDIV = Integer divide (signed)  AAD = ASCII adjust for divide  CBW = Convert by te to word  CWD = Convert word to double word	1 1 1 1 0 1 1 w/mod 1 1 0 r/m 1 1 1 1 0 1 1 w/mod 1 1 1 r/m 1 1 1 1 0 1 1 0 1 0 0 0 0 1 0 1 0 1 0 1 0 0 1 1 0 0 0	
XCHG = Exchange: Register/memory with register Register with accumulator	1 0 0 0 0 1 1 w mod reg r/m 10 0 1 0 reg		Vice and the second sec	
IN = Input from: Fixed port Variable port	1 1 1 0 0 1 0 w port			
OUT = Output to: Fixed port Variable port XLAT = Translate byte to AL LEA = Load EA to register LDS = Load pointer to DS LES = Load pointer to BS LES = Load AH with flags SAMF = Store AH into flags PUSHF = Push flags	1 1 1 0 0 1 1 w port  1 1 1 0 1 1 1 w port  1 1 0 1 0 1 1 1 w  1 0 0 0 1 0 1 lmod reg r/m  1 0 0 0 1 0 0 lmod reg r/m  1 0 0 0 1 0 0 lmod reg r/m  1 0 0 1 1 1 1 0  1 0 0 1 1 1 1 0  1 0 0 1 1 1 1	LOGIC NOT =Invert SHL/SAL = Shift logical/arithmetic left SHR = Shift logical right SAR = Shift arithmetic right ROL =Rotate left ROR =Rotate right RCL = Rotate through carry flag left RCR = Rotate through carry flag right	1 1 1 1 0 1 1 w/mod 0 1 0 r/m 1 1 0 1 0 0 v w/mod 1 0 0 r/m 1 1 0 1 0 0 v w/mod 1 0 1 r/m 1 1 0 1 0 0 v w/mod 1 0 1 r/m 1 1 0 1 0 0 v w/mod 1 0 1 r/m 1 1 0 1 0 0 v w/mod 0 1 0 1 r/m 1 1 0 1 0 0 v w/mod 0 0 0 r/m 1 1 0 1 0 0 v w/mod 0 0 0 r/m 1 1 0 1 0 0 v w/mod 0 0 0 r/m 1 1 0 1 0 0 v w/mod 0 0 0 r/m 1 1 0 1 0 0 v w/mod 0 1 1 r/m 1 1 0 1 0 0 v w/mod 0 1 1 r/m	
POPF = Pop flags	10011101	AND = And: Reg./memory and register to either Immediate to register/memory Immediate to accumulator	0 0 1 0 0 0 d w mod reg r/m   1 0 0 0 0 0 0 0 w mod 1 0 0 r/m   0 0 1 0 0 1 0 w  data	data data if w=1 data if w=1
ARITHMETIC ADD = Add: Reg./memory with register to either Immediate to register/memory		TEST = And function to flags, no result Register/memory and register Immediate data and register/memory Immediate data and accumulator	t:  1 0 0 0 0 1 0 w mod reg r/m  1 1 1 1 0 1 1 w mod 0 0 0 r/m  1 0 1 0 1 0 1 0 w data	data data if w=1 data if w=1
Immediate to accumulator  ADC = Add with carry:	0 0 0 0 0 1 0 w data data if w=1	OR = Or: Reg./memory and register to either	0 0 0 0 1 0 d w mod reg r/m	
Reg./memory with register to either Immediate to register/memory Immediate to accumulator	0 0 0 1 0 0 d w/mod reg r/m  1 0 0 0 0 0 s w/mod 0 1 0 r/m data data if w=1  0 0 0 1 0 1 0 w/ data data if w=1	Immediate to register/memory  fs:w=01  Immediate to accumulator	1 0 0 0 0 0 0 0 w mod 0 0 1 r/m 0 0 0 0 1 1 0 w data	data data if w=1
INC = Increment: Register/memory Register AAA = ASCII adjust for add DAA = Decimal adjust for add	[111111w]mod 0 0 0 r/m [0100 reg [00110111] [0100111]	XOR = Exclusive or: Reg./memory and register to either Immediate to register/memory Immediate to accumulator	0 0 1 1 0 0 d w mod reg r/m 1 0 0 0 0 0 0 w mod 1 1 0 r/m 0 0 1 1 0 1 0 w  data	data data if w=1 data if w=1
SUB = Subtract: Reg./memory and register to either Immediate from register/memory Immediate from accumulator	0 0 1 0 1 0 d w/mod reg r/m 1 0 0 0 0 0 s w/mod 1 0 1 r/m data data if 0 0 1 0 1 1 0 w/ data data if w=1	fs:w=01 STRING MANIPULATION REP = Repeat	11110012	
SBB = Subtract with borrow Reg_/memory and register to either Immediate from register/memory Immediate from accumulator	0 0 0 1 1 1 0 d w/mod reg r/m  1 0 0 0 0 0 s w/mod 0 1 1 r/m data data if w=1  0 0 0 1 1 1 0 w/ data data if w=1	MOVS * Move byte/word CMPS = Compare byte/word SCAS = Scan byte/word LODS = Load byte/wd to AL/AX STOS = Store byte/wd from AL/A	1 0 1 0 0 1 0 w 1 0 1 0 0 1 1 w 1 0 1 0 0 1 1 1 w 1 0 1 0 1 1 1 0 w 1 0 1 0 1 0 1 0 w	

<sup>\*</sup>Mnemonics © Intel Corporation, 1978

# TABLE 2 - INSTRUCTION SET SUMMARY\*

#### CONTROL TRANSFER

CALL = Call: Direct within segment Indirect within segment Direct interseament

Indirect interseament

JMP = Unconditional Jump:

Direct within segment Direct within segment-short Indirect within segment Direct intersegment

Indirect interseament

RET = Return from CALL:

Within seament Within seg, adding immed, to SP Interseament Intersegment, adding immediate to SF JE/JZ = Jump on equal/zero

JL/JNGE = Jump on less/not greater JLE/JNG = Jump on less or equal/not

JB/JMAE = Jump on below/not above or equal JBE/JNA = Jump on below or equal/not above

JP/JPE = Jump on parity/parity even JO = Jump on overflow JS = Jump on sign JNE/JNZ = Jump on not equal/not zero

JNL/JGE = Jump on not less/greater JNLE/JG = Jump on not less or equal/greater

7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0	0	Γ	_	d	isp	·lc	w	_		Γ	_	d	sp	-hi	gh		
1	1	1	1	1	1	1	1	m	od	0	1	0	_	r/n	n								
1	0	0	1	1	0	1	0		_	of	fse	t-I	ow		_	Γ	_	of	se	t-h	igh	_	
								Γ	_	5	eg	lo	w		_		_	s	eg-	hiç	jh		
1	1	1	1	1	1	1	1	m	od	0	1	1	_	r/n	n	ī							

1 1 1 0 1 0 0 1 disp-high disp-low

1 1 1 0 1 0 0 1 disp 11101010 offset-low seg-low

1 1 1 1 1 1 1 1 mod 1 0 1 r/m

data-low data-high data-high data-low 0 1 1 1 0 1 0 0 0 1 1 1 1 1 0 0

disp

0 1 1 1 1 1 1 0 disp 01110010 disp 0 1 1 1 0 1 1 0

0 1 1 1 1 0 1 0 disc 01110000 0 1 1 1 1 0 0 0 disp disp 0 1 1 1 1 1 0 1 disp 0 1 1 1 1 1 1 1 disp

JNB/JAE = Jump on not below/ above or equal JNBE/JA = Jump on not below or

JNP/JPO = Jump on not par/par odd JNO = Jump on not overflow

JNS = Jump on not sign LOOP = Loop CX times LOOPZ/LOOPE = Loop while LOOPNZ/LOOPNE = Loop while not

zero/equal

JCXZ = Jump on CX zero

INT = Interrupt

Type specified Type 3

INTO = Interrupt on overflow IRET = Interrupt return

PROCESSOR CONTROL

STC = Set carry CLD = Clear direction STD = Set direction CLI = Clear interrupt STI = Set interrupt

HLT = Halt WAIT = Wait

NOP = No operation

7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 0 1 1 1 0 0 1 1

0 1 1 1 0 1 1 1 disn 0 1 1 1 1 0 1 1 0 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 0 disp disc disp

1 1 1 0 0 0 0 1 disc 1 1 1 0 0 0 0 0 1 1 1 0 0 0 1 1 disp

1001 type 1 1 0 0 1 1 0 0 11001111

CLC = Clear carry CMC = Complement carry

ESC = Escape (to external device) LOCK = Bus lock prefix

1 1 1 1 1 0 0 1 1111100 11111010 1110100 1 1 0 1 1 x x x mod x x x r/m 1 1 1 0 0 0 0 10010000

Footnotes

AL = 8-bit accumulator

AX = 16-bit accumulator

CX = Count register

DS = Data segment

ES = Extra segment

Above/below refers to unsigned value

Greater = more positive

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg if w = 1 then word instruction; if w = 0 then byte instruction

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0\*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent if mod = 10 then DISP = disp-high: disp-low if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP if r/m = 110 then EA = (BP) + DISP\*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

\*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low

if s:w = 01 then 16 bits of immediate data form the operand. if s:w = 11 then an immediate data byte is sign extended to

form the 16-bit operand. if v = 0 then "count" = 1; if v = 1 then "count" in (CL)

x = don't care

z is used for string primitives for comparison with ZF FLAG

SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

REG is assigned according to the following table.


16-Bit [w = 1]	8-Bit [w = 0]	Segment			
000 AX	000 AL	00 ES			
001 CX	001 CL	01 CS			
010 DX	010 DL	10 SS			
011 BX	011 BL	11 DS			
100 SP	100 AH				
101 BP	101 CH				
110 SI	110 DH				
111 DI	111 BH				

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file


FLAGS = X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

<sup>\*</sup>Mnemonics © Intel Corporation, 1978

# PACKAGE ILLUSTRATION




# PACKAGE DIMENSIONS (Suffix: -C)





# PACKAGE ILLUSTRATION



PACKAGE DIMENSIONS (Suffix: -P)

